

QFN Style Solder-Down Computer On Module

- 27mm square
- 2.6mm total height
- QS family pin-compatible
- Solder-down version
- QFN type lead style
 - 1mm pitch
 - 100 pads
 - Thermal pad
- Visual solder joint inspection possible after soldering
- Single-sided assembly
- 3.3V power supply



Key Features

- NXP i.MX 93 Dual ARM® Cortex®-A55, 1.5 GHz
ARM® Cortex®-M33, 250 MHz
ARM® Ethos® U-65 microNPU
NXP's EdgeLock® secure enclave
- RAM 1 GB LPDDR4
- ROM 4 GB eMMC
- Grade Industrial
- Temperature -40°C to 85°C
- Display support
 - LVDS Display Interface
 - 2D GPU: blending/composition, resize, color space conversion
- Connectivity
 - 2x USB 2.0
 - 2x Gb Ethernet, RGMII
 - 1x eMMC/SD
 - 2x FlexCAN
 - 5x UART, 7x I²C, 4x SPI, 6x PWM, SAI
 - Up to 60x 3.3V General Purpose I/O
 - MIPI-CSI (2-lane)

OS Support

- Linux

i.MX 93



System Clock Oscillator PLLs		Main CPU 2x Cortex-A55 32 kB I-cache 32 kB D-cache NEON 64 kB L2 Cache FPU 256 kB L3 Cache (ECC)			External DRAM x16 LPDDR4X (Inline ECC)	
System Control DMA Watchdog, Periodic Timer Timer/PWM x2, Timer x2 Temperature Sensor		Low Power Real Time Domain Low Power Security MCU Arm Cortex-M33 16 kB+16 kB Code+Sys Cache FPU MPU NVIC 256 kB TCM/OCRAM w/ECC			Connectivity and I/O UART/USART x2, SPI x2 I ² C x2, I3C CAN-FD 2-lane I ² S TDM Tx/Rx 8-ch PDM Mic Input MQS	
EdgeLock Secure Enclave Crypto Tamper Detection Secure Clock Secure Boot eFuse Key Storage Random Number						
System Control DMA Watchdog x3, Periodic Timer Timer/PWM x2, Timer x2 Secure JTAG Memory 3x SD/SDIO 3.0/eMMC 5.1 Octal SPI FLASH w/Inline Crypto 640 kB OCRM w/ECC		Flex Domain ML and Multimedia 5-lane I ² S TDM Tx/Rx, SPDIF 8 bpp Parallel YUV/RGB Camera 24 bpp Parallel RGB Display 2D Graphics High-efficiency NPU MIPI-CSI 2-lane w/PHY MIPI-DSI 4-lane w/PHY 4-lane LVDS w/PHY			Connectivity and I/O UART/USART x6, SPI x6 I ² C x6, I3C CAN-FD FlexIO x2 ADC (4-channel, 12-bit) 2x Gigabit Ethernet (1 w/TSN) 2x USB 2.0	

QS93 – QS8M – QSXM – QSXP – Differentiating Features

	QS93 i.MX 9352	QS8M i.MX 8M Mini/Nano	QSXM / QSXP i.MX 8M Mini/Plus
Primary Arm [®] Core	2x Cortex [®] -A55 1.5 GHz	2x/4x Cortex [®] -A53 1.6 GHz	
Secondary Arm [®] Core	Cortex-M33 250 MHz	Cortex-M4 400 MHz	Cortex-M7 800 MHz
RAM	1GB LPDDR4	512MB/1GB DDR3L	2 GB LPDDR4
ROM	4 GB eMMC	4 GB eMMC	4 / 8 GB eMMC
GPU	Yes	Yes	Yes
AI/ML/DSP	Yes	-	- / Yes
Video De-/Encode	-	Yes	Yes
Connectivity	USB 2.0	USB 2.0	USB 2.0, USB 3.0, PCIe
QS Size	100 pins 27mm square	100 pins 27mm square	108 pins 29mm square
Grade / Temperature	Industrial -40°C to 85°C	Industrial -25°C to 85°C	Industrial -30°C to 85°C


QFN Style Computer On Module Advantages

Defined Return Path

The reason PCB layout becomes more and more important is because of the trend to faster, higher integrated, smaller formfactors, and lower power electronic circuits. The higher the switching frequencies are, the more radiation may occur on a PCB. With good layout, many EMI problems can be minimized to meet the required specifications.

When a module or component is used in a design, the supplier specifies the basis for such a layout. It's not only the pinout which should lead to an easy wiring without the need for crossings. He also has to provide a proper solution for the signal path back to the module. If this return path, mostly the ground plane, cannot be connected near the signal pin, the return current has to take another way and this may result in a loop area. The larger the area, the more radiation and EMI problems may occur.

Ka-Ro QSCOM modules uses a large ground pad on the bottom side. With this a defined ground plane connection is available for all signals. In addition to have a good return path for all signals this large ground pad can be used for cooling.




Easy Wiring - Even 2-layer printed circuit boards can be used.

With a solid ground plane on the bottom layer, high speed signals can be routed on the top layer at a defined impedance. However, this is only possible if a peripheral or plug can be connected directly without crossing other routes.


Advanced Soldering

Using a large solder pad underneath the component has not only electrical and thermal advantages. It is also used to hold the component at a defined height during soldering, without the solder being compressed by the weight of the components, which could result in short circuits.

Standard Contact Assignments



Package Information




Soldering Recommendations

Ka-Ro QSCOM modules are compatible with industrial standard reflow profile for Pb-free solders. Ka-Ro will give following recommendations for soldering the module to ensure reliable solder joint and operation of the module after soldering. Since the profile used is process and layout dependent, the optimum profile should be studied case by case. Thus following recommendations should be taken as a starting point guide.

- Refer to technical documentations of particular solder paste for reflow profile configurations
- Avoid using more than one flow.
- A 150µm stencil thickness is recommended.
- Aperture size of the stencil should be 1:1 with the pad size.
- A low residue, "no clean" solder paste should be used due to low mounted height of the component.

Recommended stencil design




Aperture size of the stencil is 1:1 with the pad size. Four 1.7mm diameter bumps are used for each of the 4.3mm square GND pads sections giving a 50% solder paste padding. The lower component settling with this ensures that the pads at the edge are always soldered even at vertical misalignment by distortion or warping.

Thermal Considerations

A low residue, "no clean" solder paste should be used due to low mounted height of the component. The QSCOM module consume more than 1 W of DC power. In any application where high ambient temperatures for more than a few seconds can occur, it is important that a sufficient cooling surface is provided to dissipate the heat. The thermal pad at the bottom of the module must be connected to the application board ground planes by soldering. The application board should provide a number of vias under and around the pad to conduct the produced heat to the board ground planes, and preferably to a copper surface on the other side of the board in order to conduct and spread the heat. The module internal thermal resistance should in most cases be negligible compared to the thermal resistance from the module into air, and common equations for surface area required for cooling can be used to estimate the temperature rise of the module. Only copper planes on the circuit board surfaces with a solid thermal connection to the module ground pad will dissipate heat. For an application with high load the maximum allowed ambient temperature should be reduced due to inherent heating of the module, especially with small fully plastic enclosed applications where heat transfer to ambient air is low due to low thermal conductivity of plastic. The module measured on the evaluation board exhibits a temperature rise of about 20°C above ambient temperature. An insufficiently cooled module will rapidly heat beyond operating range in ambient room temperature.

Packaging



- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ± 0.20 .
- (III) Measured from centreline of sprocket hole to centreline of pocket.
- (IV) Other material available.

ALL DIMENSIONS IN MILLIMETRES UNLESS OTHERWISE STATED

REV	DESCRIPTION	DATE	APPROVED
0	NEW DRAWING	24.10.01	MAT

PINOUT

PIN	Type	QS Standard	i.MX93 Pad Name	Alternate functions	GPIO	Description (refer to i.MX 93 manuals for details)
POWER SUPPLY & RESET						
1st SPI						
1	3V3	SPIA_NSS	GPIO_IO18	SAI3_RX_BCLK MEDIAMIX_CAM_DATA09 MEDIAMIX_DISP_DATA14 LPSP15_PCS0 LPSP14_PCS0, TPM5_CH2 FLEXIO1_FLEXIO18	GPIO2[18]	
2	3V3	SPIA_MISO	GPIO_IO19	SAI3_RX_SYNC PDM_BIT_STREAM03 MEDIAMIX_DISP_DATA15 LPSP15_SIN , LPSP14_SIN TPM6_CH2, SAI3_TX_DATA00	GPIO2[19]	
3	3V3	SPIA_MOSI	GPIO_IO20	SAI3_RX_DATA00 PDM_BIT_STREAM00 MEDIAMIX_DISP_DATA16 LPSP15_SOUT LPSP14_SOUT, TPM3_CH1 FLEXIO1_FLEXIO20	GPIO2[20]	
4	3V3	SPIA_SCK	GPIO_IO21	SAI3_TX_DATA00, PDM_CLK MEDIAMIX_DISP_DATA17 LPSP15_SCK , LPSP14_SCK TPM4_CH1, SAI3_RX_BCLK	GPIO2[21]	
I2C						
5	3V3	I2CA_SCL	I2C2_SCL	LPI2C2_SCL , I3C1_PUR LPUART2_DCB_B, I3C1_PUR_B TPM2_CH2, SAI1_RX_SYNC	GPIO1[2]	
6	3V3	I2CA_SDA	I2C2_SDA	LPI2C2_SDA , LPUART2_RIN_B TPM2_CH3, SAI1_RX_BCLK	GPIO1[3]	
7	3V3	INTA	GPIO_IO23	USDHC3_CMD, SPDIF_OUT MEDIAMIX_DISP_DATA19 TPM6_CH1, LPI2C5_SCL FLEXIO1_FLEXIO23	GPIO2[23]	
8	3V3	I2CB_SCL	GPIO_IO29	LPI2C3_SCL FLEXIO1_FLEXIO29	GPIO2[29]	
9	3V3	I2CB_SDA	GPIO_IO28	LPI2C3_SDA FLEXIO1_FLEXIO28	GPIO2[28]	
10	3V3	INTB	GPIO_IO22	USDHC3_CLK, SPDIF_IN MEDIAMIX_DISP_DATA18 TPM5_CH1, TPM6_EXTCLK LPI2C5_SDA FLEXIO1_FLEXIO22	GPIO2[22] 10K-PU	
CAN						
11	3V3	CANA_RX	PDM_BIT_STREAM0	PDM_BIT_STREAM00, MQS1_RIGHT LPSP11_PCS1, TPM1_EXTCLK LPTMR1_ALT2, CAN1_RX	GPIO1[9]	
12	3V3	CANA_TX	PDM_CLK	PDM_CLK, MQS1_LEFT LPTMR1_ALT1, CAN1_TX	GPIO1[8]	
13	3V3	CANB_RX	GPIO_IO27	USDHC3_DATA3, CAN2_RX MEDIAMIX_DISP_DATA23 TPM6_CH3, JTAG_MUX_TMS LPSP15_PCS1, FLEXIO1_FLEXIO27	GPIO2[27]	
14	3V3	CANB_TX	GPIO_IO25	USDHC3_DATA1, CAN2_TX MEDIAMIX_DISP_DATA21 TPM4_CH3, JTAG_MUX_TCK LPSP17_PCS1, FLEXIO1_FLEXIO25	GPIO2[25]	
SAI						
15	3V3	SAI_TX	SAI1_TXD0	SAI1_TX_DATA00 LPUART2_RTS_B, LPSP11_SCK LPUART1_DTR_B, CAN1_TX	GPIO1[13]	BOOT_MODE3 (i.MX93 internal pull-down)
16	3V3	SAI_RX	SAI1_RXD0	SAI1_RX_DATA00 SAI1_MCLK, LPSP11_SOUT LPUART2_DSR_B, MQS1_RIGHT	GPIO1[14]	

PIN	Type	QS Standard	i.MX93 Pad Name	Alternate functions	GPIO	Description (refer to i.MX 93 manuals for details)
17	3V3	SAI_SCK	SAI1_TXC	SAI1_TX_BCLK LPUART2_CTS_B, LPSP11_SIN LPUART1_DSR_B, CAN1_RX	GPIO1[12]	
18	3V3	SAI_FS	SAI1_TXFS	SAI1_TX_SYNC SAI1_TX_DATA01, LPSP11_PCS0 LPUART2_DTR_B, MQS1_LEFT	GPIO1[11]	BOOT_MODE2 (i.MX93 internal pull-down)
ETHERNET						
19	3V3	ENET_RST	SD2_DATA1	USDHC2_DATA1 ENET1_1588_EVENT1_IN CAN2_RX, FLEXIO1_FLEXIO04 CCMSRCGPCMIX_WAIT	GPIO3[4]	
20	3V3	ENET_CK125	CCM_CLKO1	CCMSRCGPCMIX_CLKO1 FLEXIO1_FLEXIO26	GPIO3[26]	
21	3V3	ENET_INT	SD2_DATA2	USDHC2_DATA2 ENET1_1588_EVENT1_OUT MQS2_RIGHT, FLEXIO1_FLEXIO05 CCMSRCGPCMIX_STOP	GPIO3[5]	
22	3V3	ENET_MDIO	ENET1_MDIO	ENET_QOS_MDIO LPUART3_RIN_B I3C2_SDA HSIOMIX_OTG_PWR1 FLEXIO2_FLEXIO01	GPIO4[1]	
23	3V3	ENET_MDC	ENET1_MDC	ENET_QOS_MDC LPUART3_DCB_B I3C2_SCL HSIOMIX_OTG_ID1 FLEXIO2_FLEXIO00	GPIO4[0]	
24	3V3	ENET_RXC	ENET1_RXC	CCM_ENET_QOS_CLOCK_ GENERATE_RX_CLK_ ENET_QOS_RX_ER FLEXIO2_FLEXIO09	GPIO4[9]	
25	3V3	ENET_RX_CTL	ENET1_RX_CTL	ENET_QOS_RGMII_RX_CTL LPUART3_DSR_B HSIOMIX_OTG_PWR2 FLEXIO2_FLEXIO08	GPIO4[8]	
26	3V3	ENET_RXD0	ENET1_RD0	ENET_QOS_RGMII_RD0 LPUART3_RX FLEXIO2_FLEXIO10	GPIO4[10]	
27	3V3	ENET_RXD1	ENET1_RD1	ENET_QOS_RGMII_RD1 LPUART3_CTS_B LPTMR2_ALT1 FLEXIO2_FLEXIO11	GPIO4[11]	
28	3V3	ENET_RXD2	ENET1_RD2	ENET_QOS_RGMII_RD2 LPTMR2_ALT2 FLEXIO2_FLEXIO12	GPIO4[12]	
29	3V3	ENET_RXD3	ENET1_RD3	ENET_QOS_RGMII_RD3 LPTMR2_ALT3 FLEXIO2_FLEXIO13	GPIO4[13]	
30	3V3	ENET_TX_CTL	ENET1_TX_CTL	ENET_QOS_RGMII_TX_CTL LPUART3_DTR_B FLEXIO2_FLEXIO06	GPIO4[6]	
31	3V3	ENET_TXC	ENET1_TXC	CCM_ENET_QOS_CLOCK_ GENERATE_TX_CLK_ ENET_QOS_TX_ER FLEXIO2_FLEXIO07	GPIO4[7]	
32	3V3	ENET_TXD3	ENET1_TD3	ENET_QOS_RGMII_TD3 CAN2_TX, HSIOMIX_OTG_ID2 FLEXIO2_FLEXIO02	GPIO4[2]	
33	3V3	ENET_TXD2	ENET1_TD2	ENET_QOS_RGMII_TD2 CCM_ENET_QOS_CLOCK_ GENERATE_REF_CLK_ CAN2_RX HSIOMIX_OTG_OC2 FLEXIO2_FLEXIO03	GPIO4[3]	
34	3V3	ENET_TXD1	ENET1_TD1	ENET_QOS_RGMII_TD1 LPUART3_RTS_B I3C2_PUR HSIOMIX_OTG_OC1 FLEXIO2_FLEXIO04	GPIO4[4]	
35	3V3	ENET_TXD0	ENET1_TD0	ENET_QOS_RGMII_TD0 LPUART3_TX FLEXIO2_FLEXIO05	GPIO4[5]	

PIN	Type	QS Standard	i.MX93 Pad Name	Alternate functions	GPIO	Description (refer to i.MX 93 manuals for details)
SD						
36	3V3	SD_CD	SD2_DATA3	USDHC2_DATA3 LPTMR2_ALT1, MQS2_LEFT FLEXIO1_FLEXIO06 CCMSRCGPCMIX_EARLY_RESET	GPIO3[6]	
37	3V3	SD_D1	SD3_DATA1	USDHC3_DATA1 FLEXSPI1_A_DATA01 FLEXIO1_FLEXIO23	GPIO3[23]	
38	3V3	SD_D0	SD3_DATA0	USDHC3_DATA0 FLEXSPI1_A_DATA00 FLEXIO1_FLEXIO22	GPIO3[22]	
39	3V3	SD_CLK	SD3_CLK	USDHC3_CLK FLEXSPI1_A_SCLK FLEXIO1_FLEXIO20	GPIO3[20]	
40	3V3	SD_CMD	SD3_CMD	USDHC3_CMD FLEXSPI1_A_SS0_B FLEXIO1_FLEXIO21	GPIO3[21]	
41	3V3	SD_D3	SD3_DATA3	USDHC3_DATA3 FLEXSPI1_A_DATA03 FLEXIO1_FLEXIO25	GPIO3[25]	
42	3V3	SD_D2	SD3_DATA2	USDHC3_DATA2 FLEXSPI1_A_DATA02 FLEXIO1_FLEXIO24	GPIO3[24]	
USB						
43	analog	USBA_VBUS	USB2_VBUS			USB supply voltage input. 4K7 / 10K voltage divider is used to drive USB2_VBUS@3.3V
44	analog	USBA_DN	USB2_D_N			
45	analog	USBA_DP	USB2_D_P			
46	analog	USBB_VBUS	USB1_VBUS			USB supply voltage input. 4K7 / 10K voltage divider is used to drive USB1_VBUS@3.3V
47	analog	USBB_DN	USB1_D_N			
48	analog	USBB_DP	USB1_D_P			
POWER SUPPLY & RESET						
49	VIN	3.3V power supply input				
50						
51	POR	PMIC reset input pin. Pulled to LDO1 (1.8V) power rail by an onboard 10K resistor. Asserted low, PMIC performs reset. Leave unconnected, if not used.				
52	BOOT_MODE	The FORCE_BT_FROM_FUSE is not programmed, so that the BOOT_MODE can be changed via the BOOT_MODE[0..3] pins.				L: Boot from FLASH H: Boot from UART
1588_EVENT						
53	3V3		SD2_DATA0	USDHC2_DATA0 ENET1_1588_EVENT0_OUT CAN2_TX, FLEXIO1_FLEXIO03 CCMSRCGPCMIX_OBSERVE2	GPIO3[3]	
54	3V3		SD2_CLK	USDHC2_CLK ENET_QOS_1588_EVENT0_OUT, I3C2_SDA, FLEXIO1_FLEXIO01 CCMSRCGPCMIX_OBSERVE0	GPIO3[1]	
55	3V3		SD2_CMD	USDHC2_CMD ENET1_1588_EVENT0_IN I3C2_PUR, I3C2_PUR_B FLEXIO1_FLEXIO02 CCMSRCGPCMIX_OBSERVE1	GPIO3[2]	
56	3V3		SD2_CD_B	USDHC2_CD_B ENET_QOS_1588_EVENT0_IN I3C2_SCL, FLEXIO1_FLEXIO00	GPIO3[0]	
MIPI_CSI						
57	3V3	MIPI_CSI1_D1_P	MIPI_CSI1_D1_P			
58	3V3	MIPI_CSI1_D1_N	MIPI_CSI1_D1_N			

PIN	Type	QS Standard	i.MX93 Pad Name	Alternate functions	GPIO	Description (refer to i.MX 93 manuals for details)
59	3V3	MIPI_CSI1_D0_P	MIPI_CSI1_D0_P			
60	3V3	MIPI_CSI1_D0_N	MIPI_CSI1_D0_N			
61	3V3	MIPI_CSI1_CLK_P	MIPI_CSI1_CLK_P			
62	3V3	MIPI_CSI1_CLK_N	MIPI_CSI1_CLK_N			

2nd ETHERNET

63	3V3		ENET2_TXC	ENET1_RGMII_TXC ENET1_TX_ER, SAI2_TX_BCLK FLEXIO2_FLEXIO21	GPIO4[21]	
64	3V3		ENET2_TD3	ENET1_RGMII_TD3 SAI2_RX_DATA00 FLEXIO2_FLEXIO16	GPIO4[16]	
65	3V3		ENET2_TD2	ENET1_RGMII_TD2 ENET1_TX_CLK, SAI2_RX_DATA01 FLEXIO2_FLEXIO17	GPIO4[17]	
66	3V3		ENET2_TD1	ENET1_RGMII_TD1 LPUART4_RTS_B, SAI2_RX_DATA02 FLEXIO2_FLEXIO18	GPIO4[18]	
67	3V3		ENET2_TD0	ENET1_RGMII_TD0 LPUART4_TX, SAI2_RX_DATA03 FLEXIO2_FLEXIO19	GPIO4[19]	
68	3V3		ENET2_TX_CTL	ENET1_RGMII_TX_CTL LPUART4_DTR_B, SAI2_TX_SYNC FLEXIO2_FLEXIO20	GPIO4[20]	
69	3V3		ENET2_RX_CTL	ENET1_RGMII_RX_CTL LPUART4_DSR_B, SAI2_TX_DATA00 FLEXIO2_FLEXIO22	GPIO4[22]	
70	3V3		ENET2_RXC	ENET1_RGMII_RXC, ENET1_RX_ER, SAI2_TX_DATA01, FLEXIO2_FLEXIO23	GPIO4[23]	
71	3V3		ENET2_RD3	ENET1_RGMII_RD3 SPDIF_OUT, SPDIF_IN MQS2_LEFT, FLEXIO2_FLEXIO27	GPIO4[27]	
72	3V3		ENET2_RD2	ENET1_RGMII_RD2 LPUART4_CTS_B, SAI2_MCLK MQS2_RIGHT, FLEXIO2_FLEXIO26	GPIO4[26]	
73	3V3		ENET2_RD1	ENET1_RGMII_RD1 SPDIF_IN, SAI2_TX_DATA03 FLEXIO2_FLEXIO25 of	GPIO4[25]	
74	3V3		ENET2_RD0	ENET1_RGMII_RD0 LPUART4_RX, SAI2_TX_DATA02 FLEXIO2_FLEXIO24	GPIO4[24]	
75	3V3		ENET2_MDIO	ENET1_MDIO, LPUART4_RIN_B SAI2_RX_BCLK, FLEXIO2_FLEXIO15	GPIO4[15]	
76	3V3		ENET2_MDC	ENET1_MDC, LPUART4_DCB_B SAI2_RX_SYNC, FLEXIO2_FLEXIO14	GPIO4[14]	

Display Control

77	3V3	LCD_EN	UART2_TXD	LPUART2_TX, LPUART1_RTS_B LPSP12_SCK, TPM1_CH3	GPIO1[6]	BOOT_MODE1 (i.MX93 internal pull-down)
78	3V3	LCD_BL	GPIO_IO04	TPM3_CH0, PDM_CLK MEDIAMIX_DISP_DATA00 LPSP17_PCS0, LPUART6_TX LPI2C6_SDA, FLEXIO1_FLEXIO04	GPIO2[4]	PWM Output

LVDS DISPLAY

79	LVDS	LVDS_D3_P	LVDS_D3_P			
80	LVDS	LVDS_D3_N	LVDS_D3_N			

PIN	Type	QS Standard	i.MX93 Pad Name	Alternate functions	GPIO	Description (refer to i.MX 93 manuals for details)
81	LVDS	LVDS_D2_P	LVDS_D2_P			
82	LVDS	LVDS_D2_N	LVDS_D2_N			
83	LVDS	LVDS_D1_P	LVDS_D1_P			
84	LVDS	LVDS_D1_N	LVDS_D1_N			
85	LVDS	LVDS_D0_P	LVDS_D0_P			
86	LVDS	LVDS_D0_N	LVDS_D0_N			
87	LVDS	LVDS_CLK_P	LVDS_CLK_P			
88	LVDS	LVDS_CLK_N	LVDS_CLK_N			

UART

89	3V3	UARTA_RXD	UART1_RXD	LPUART1_RX , S400_UART_RX LPSPI2_SIN, TPM1_CH0	GPIO1[4]	1 st application UART Receive Data input signal
90	3V3	UARTA_TXD	UART1_TXD	LPUART1_TX , S400_UART_TX LPSPI2_PCS0, TPM1_CH1	GPIO1[5]	1 st application UART Transmit Data output signal BOOT_MODE0 (i.MX93 internal pull-down)
91	3V3	UARTB_RXD	GPIO_IO15	LPUART3_RX MEDIAMIX_CAM_DATA07 MEDIAMIX_DISP_DATA11 LPSPI8_SCK, LPUART8_RTS_B LPUART4_RX, FLEXIO1_FLEXIO15	GPIO2[15]	2 nd application UART Receive Data input signal
92	3V3	UARTB_TXD	GPIO_IO14	LPUART3_TX MEDIAMIX_CAM_DATA06 MEDIAMIX_DISP_DATA10 LPSPI8_SOUT, LPUART8_CTS_B LPUART4_TX, FLEXIO1_FLEXIO14	GPIO2[14]	2 nd application UART Transmit Data output signal
93	3V3	UARTC_RXD	GPIO_IO01	LPI2C3_SCL MEDIAMIX_CAM_DATA00 MEDIAMIX_DISP_DE LPSPI6_SIN, LPUART5_RX LPI2C5_SCL, FLEXIO1_FLEXIO01	GPIO2[1]	3 rd application UART Receive Data input signal
94	3V3	UARTC_TXD	GPIO_IO00	LPI2C3_SDA MEDIAMIX_CAM_CLK MEDIAMIX_DISP_CLK LPSPI6_PCS0, LPUART5_TX LPI2C5_SDA, FLEXIO1_FLEXIO00	GPIO2[0]	3 rd application UART Transmit Data output signal
95	3V3	UARTC_RTS	GPIO_IO03	LPI2C4_SCL MEDIAMIX_CAM_HSYNC MEDIAMIX_DISP_HSYNC LPSPI6_SCK, LPUART5_RTS_B LPI2C6_SCL, FLEXIO1_FLEXIO03	GPIO2[3]	3 rd application UART Request to Send input signal
96	3V3	UARTC_RTS	GPIO_IO02	LPI2C4_SDA MEDIAMIX_CAM_VSYNC MEDIAMIX_DISP_VSYNC LPSPI6_SOUT, LPUART5_CTS_B LPI2C6_SDA, FLEXIO1_FLEXIO02	GPIO2[2]	3 rd application UART Clear to Send output signal

2nd SPI

97	3V3	SPIB_NSS	GPIO_IO08	LPSPI3_PCS0 MEDIAMIX_CAM_DATA02 MEDIAMIX_DISP_DATA04 TPM6_CH0, LPUART7_TX LPI2C7_SDA, FLEXIO1_FLEXIO08	GPIO2[8]	
98	3V3	SPIB_MISO	GPIO_IO09	LPSPI3_SIN MEDIAMIX_CAM_DATA03 MEDIAMIX_DISP_DATA05 TPM3_EXTCLK, LPUART7_RX LPI2C7_SCL, FLEXIO1_FLEXIO09	GPIO2[9]	

PIN	Type	QS Standard	i.MX93 Pad Name	Alternate functions	GPIO	Description (refer to i.MX 93 manuals for details)
99	3V3	SPIB_MOSI	GPIO_IO10	LPSP13_SOUT MEDIAMIX_CAM_DATA04 MEDIAMIX_DISP_DATA06 TPM4_EXTCLK, LPUART7_CTS_B LPI2C8_SDA, FLEXIO1_FLEXIO10	GPIO2[10]	
100	3V3	SPIB_SCK	GPIO_IO11	LPSP13_SCK MEDIAMIX_CAM_DATA05 MEDIAMIX_DISP_DATA07 TPM5_EXTCLK, LPUART7_RTS_B LPI2C8_SCL, FLEXIO1_FLEXIO11	GPIO2[11]	